

LSI DOCKET NO. 03-1842

APPLICATION FOR LETTERS PATENT OF THE UNITED STATES

<p style="text-align: center;">CERTIFICATE OF MAILING BY "EXPRESS MAIL"</p> <p>"EXPRESS MAIL" Mailing Label Number EV333421018US</p> <p>Date of Deposit: <u>December 4, 2003</u></p> <p>I HEREBY CERTIFY THAT THIS CORRESPONDENCE, CONSISTING OF 18 PAGES OF SPECIFICATION AND 9 PAGES OF DRAWINGS, IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE" SERVICE UNDER 37 CFR 1.10 ON THE DATE INDICATED ABOVE AND IS ADDRESSED TO: MAIL STOP PATENT APPLICATION, COMMISSIONER FOR PATENTS, P.O. BOX 1450, ALEXANDRIA, VA 22313-1450.</p> <p>BY: <u>Amelia C. Turner</u></p> <p>Amelia C. Turner</p>
--

SPECIFICATION

To all whom it may concern:

Be It Known, That We, **Franklin Duan, a citizen of People's Republic of China, residing at 4271 N. 1st Street, Apartment #21, San Jose, California 95134 and Subramanian Ramesh, a citizen of the United States, residing at 1148 Elmsford Drive, Cupertino, California 95014 and Ruggero Castagnetti, a citizen of Switzerland, residing at 152 Elliott Drive, Menlo Park, California 94025** and have invented certain new and useful improvements in **"Method and Apparatus for Characterizing Shared Contacts in High-Density SRAM Cell Design"**, of which We declare the following to be a full, clear and exact description:

BACKGROUND OF THE INVENTION

1. Technical Field:

5 The present invention relates to high-density memory design and, in particular, to testing high-density memory cells with shared contacts. Still more particularly, the present invention provides a method and apparatus for characterizing shared contacts in high-density memory cell design.

2. Description of the Related Art:

10 In the computer and electronics industry, there is a constant desire to make circuits, particularly integrated circuits, faster and smaller. Making circuits smaller allows many more components to be packed into a chip, increasing functionality and performance. This is particularly true with memory circuits. Increasing the density of components in a memory chip allows for many more memory cells to be fabricated in a memory chip, thus increasing the
15 amount of memory on chip.

However, higher-density circuits pose several problems. In an integrated circuit, components are formed using channels of highly doped silicon, channels of polysilicon, and layers of insulation. Recently, the channel lengths have decreased from 400 nanometers (nm) to as small as 90 nm and will likely decrease even further. These small channel lengths allow
20 components, particularly transistors, to be tightly packed. However, with these small channel lengths transistors and other components become more difficult to fabricate without defects.

An application specific integrated circuit (ASIC) is a small circuit that may be programmed with customer logic. As the complexity of the customer logic increases, the amount of memory needed also increases. A system on chip (SoC) is an entire system on a single chip.
25 For example, a controller for a digital video disk (DVD) writer may be encompassed on a single chip. The amount of memory, such as static random access memory (SRAM) in a SoC or ASIC device has become larger and larger. However, the memory core takes up real estate on the chip that may be used for application specific logic. Therefore, it has become advantageous to build a very small production memory core cell.

LSI DOCKET NO. 03-1842

5 In order to achieve a smaller memory core cell, it has become general practice to adapt shared contact in a high-density SRAM core cell design. A shared contact is a special contact, which connects both silicon island layer and poly layer. If two separate contacts were used to connect poly and silicon instead of one shared contact, the consideration to meet the minimum spacing of contacts and metal 1 would give rise to a larger core cell. Using shared contact indeed saves the space to render a smaller core cell.

10 The area that the shared contact consumes is usually larger than one regular square contact and its shape may vary depending upon the core cell design. Just as the regular square contact needs to be characterized to ensure the connection between silicon and metal, one must also make sure that the shared contact has proper connection between the metal to both the silicon island and the poly silicon.

SUMMARY OF THE INVENTION

The present invention provides test structures for accurately quantifying shared contact resistance. The test structures are built based upon an actual memory cell, which is self-aligning to allow shared contact chains through an array of test cells. A first array of test cells is built to provide a chain of shared contact resistance. Using the first array of test cells, a resistance in the shared contact chain may be measured. A second array of test cells is built to provide a chain of shared contact resistance on the poly side of the shared contact. The resistance in the poly side chain may be measured to determine how much of shared contact resistance comes from the poly side of the shared contact. A third array of test cells is built to provide a chain of shared contact resistance on the island side of the shared contact. This resistance in the island side chain may be measured to determine how much of the shared contact resistance comes from the island side of the shared contact. A fourth array of test cells is built to provide a chain of island connection line resistance. Using the fourth array of test cells, a resistance in the island connection line chain may be measured. The island connection line resistance is used as a deduction from the shared contact resistance measured from the first and the third array in order to get the accurate values of the shared contact resistance. A fifth array of test cells is built to provide a chain of poly connection line resistance. Using the fifth array of test cells, a resistance in the poly connection line chain may be measured. The poly connection line resistance is used as a deduction from the shared contact resistance measured from the first and the second array in order to get the accurate values of the shared contact resistance.

BRIEF DESCRIPTION OF THE DRAWINGS

5 The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figures 1A and 1B depict an example self-aligning memory cell in accordance with a preferred embodiment of the present invention;

10 **Figure 2** illustrates a main array of test cells and chain to measure the resistance of shared contact connecting the p-doped island to the poly in accordance with an exemplary embodiment of the present invention;

Figure 3 illustrates a supplemental array of test cells and chain to measure the resistance of the poly-side of the shared contact in accordance with an exemplary embodiment of the present invention;

15 **Figure 4** illustrates a supplemental array of test cells and chain to measure the resistance of the shared contact on the island side of the shared contact in accordance with an exemplary embodiment of the present invention;

20 **Figure 5** illustrates a supplemental array of test cells and chain to quantify the resistance of the island connection lines in accordance with a preferred embodiment of the present invention;

Figure 6 illustrates a supplemental array of test cells and chain to quantify the resistance of the poly connection lines in accordance with an exemplary embodiment of the present invention;

25 **Figure 7** depicts a test array connected to probing pads for measurement by a testing device in accordance with a preferred embodiment of the present invention;

Figure 8 is a flowchart illustrating a process for performing a resistance measurement in accordance with a preferred embodiment of the present invention; and

LSI DOCKET NO. 03-1842

Figure 9 is a flowchart illustrating a process for measuring shared contact resistance in a memory cell in accordance with a preferred embodiment of the present invention.

DETAILED DESCRIPTION

The description of the preferred embodiment of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art. The embodiment was chosen and described in order to best explain the principles of the invention the practical application to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

With reference now to the figures and in particular with reference to **Figures 1A and 1B**, an example self-aligning memory cell is shown in accordance with a preferred embodiment of the present invention. The self-aligning memory cell includes highly doped P+ type silicon channels **102** and highly doped N+ type silicon channels **104**. The doped channels are called diffusion. The cell is covered with insulation and polysilicon channels **106, 108, 110** are positioned over the insulation. Polysilicon (poly) is silicon in a polycrystal state. The poly is similar in conductivity to metal. An overlap of diffusion and poly forms a gate. Thus, transistors **122, 124** are formed at the overlap of the highly doped N+ type silicon channels **104** and the poly **106**, as known in the art.

In a preferred embodiment of the present invention, the memory cell shown in **Figure 1A** is self-aligning. Contact pads in the cell include normal square contact pads, such as contact pad **122**, and shared contact pads **124, 126**. Shared contact pad **124** connects p-doped island **102** to poly **110**. Shared contact pad **126** connects n-doped island **104** to poly **108**.

In a preferred embodiment of the present invention, test cells may be built based upon this actual self-aligning memory cell. When test cells are fabricated in an array, a plurality of components, such as shared contact pads **124** and **126**, can be connected in series and tested together. As such, the memory cell shown in **Figure 1A** is self-aligning to allow for an improved test array. **Figure 1B** illustrates an example self-aligning memory cell with metal layer **130**.

Figure 2 illustrates a main array of test cells and chain to measure the resistance of shared contact connecting the p-doped island to the poly in accordance with an exemplary embodiment

LSI DOCKET NO. 03-1842

of the present invention. The test cell is built based on the original core cell, with slight modifications in order to build a chain of shared contact resistance. The test cells are arranged in an array of repeating, self-aligning cells. For example, test cell boundary **208** surrounds two such test cells. The test array may typically include thousands of such cells to truly reflect the real product.

5 Shared contact **204** connects poly **202** and p-doped island **206**. The path of the chain flow **220** is also illustrated as an arrowed path through the test array. Since the test cell is built based on the SRAM core cell, the shape and connection of the shared contact with poly and island closely resembles the real core cell topology, so as to ensure an accurate measurement of the shared contact resistance. The path of chain flow **220** may follow the row of test cells and also snake back and forth through each row of the test array, flowing through each shared contact of interest.

Figure 3 illustrates a supplemental array of test cells and chain to measure the resistance of the poly-side of the shared contact in accordance with an exemplary embodiment of the present invention. Again, the test cell is built based on the original core cell, with slight modifications in order to build a chain of poly-side resistance. A metal line **306** is used to bypass the island connection so that only the contact between poly and the shared contact is measured.

15 Shared contact **304** connects poly **302** and metal **306**. The path of the chain flow **320** is illustrated as an arrowed path through the test array. Even with the slight modifications, the test cell is built based on the SRAM core cell. Therefore, the shape and connection of the shared contact with poly and island closely resembles the real core cell topology, so as to ensure an accurate measurement of the poly-side resistance in the shared contact. The path of chain flow **320** may follow the row of test cells and also snake back and forth through each row of the test array, flowing through each shared contact of interest. This supplemental structure may be used to differentiate whether a high resistance comes from the poly-side of the shared contact.

25 **Figure 4** illustrates a supplemental array of test cells and chain to measure the resistance of the shared contact on the island side of the shared contact in accordance with an exemplary embodiment of the present invention. Again, the test cell is built based on the original core cell, with slight modifications in order to build a chain of island-side resistance. A metal line **408** is

LSI DOCKET NO. 03-1842

used to bypass the poly connection in the chain so that only the resistance between the shared contact and the island is measured.

Shared contact **404** connects p-doped island **406** and metal **402**. The path of the chain flow **420** is illustrated as an arrowed path through the test array. Even with the slight modifications, the test cell is built based on the SRAM core cell. Therefore, the shape and connection of the shared contact with poly and island closely resembles the real core cell topology, so as to ensure an accurate measurement of the island-side resistance in the shared contact. The path of chain flow **420** may follow the row of test cells and also snake back and forth through each row of the test array, flowing through each shared contact of interest. This supplemental structure may be used to differentiate whether a high resistance comes from the island-side of the shared contact.

Figure 5 illustrates a supplemental array of test cells and chain to quantify the resistance of the island connection lines in accordance with a preferred embodiment of the present invention. As seen in **Figure 2**, part of the resistance measured from the chain is from the island connection. The resistance of this portion should not be counted for the shared contact resistance and should be subtracted from the measured value.

The test cell is built based on the original core cell, with slight modifications in order to remove poly from the chain. A metal line **508** is used to bypass the island connection in the chain so that only the resistance between the shared contact and the island is measured. Shared contact **502** connects to p-doped island **504**. The path of the chain flow **520** is illustrated as an arrowed path through the test array.

Even with the above-described modifications, the test cell is built based on the SRAM core cell. Therefore, the shape and connection of the shared contact with the island connection lines closely resembles the real core cell topology, so as to ensure an accurate measurement of the island connection lines resistance. The path of chain flow **520** may follow the row of test cells and also snake back and forth through each row of the test array, flowing through each island connection line of interest. This supplemental structure may be used to quantify the resistance of the island connection and to subtract this measured resistance from the shared contact resistance measured in the test structure of **Figure 2**.

LSI DOCKET NO. 03-1842

Figure 6 illustrates a supplemental array of test cells and chain to quantify the resistance of the poly connection lines in accordance with an exemplary embodiment of the present invention. As seen in **Figure 2**, part of the resistance measured from the chain is from the poly connection line. The resistance of this portion should not be counted for the shared contact resistance and should be subtracted from the measured value.

The test cell is built based on the original core cell, with slight modifications in order to remove the shared contact and n-doped channels from the chain. A poly connection line **602** is added to provide a poly connection chain through the test cell so that only the resistance of the poly connection line is measured. The path of the chain flow **620** is illustrated as an arrowed path through the test array. The path of chain flow **620** may follow the row of test cells and also snake back and forth through each row of the test array, flowing through each poly connection line of interest. This supplemental structure may be used to quantify the resistance of the poly connection and to subtract this measured resistance from the shared contact resistance measured in the test structure of **Figure 2**.

Figure 2 illustrates the main test structure and **Figures 3-6** illustrate supplemental test structures to **Figure 2**. The supplemental test structures help to detail and differentiate the results obtained using the test structure of **Figure 2**. Using the same techniques, the shared contact to n-doped island and poly in the SRAM core cell may be characterized as well.

Figure 7 depicts a test array connected to probing pads for measurement by a testing device in accordance with a preferred embodiment of the present invention. Pad 1 **702** and pad 2 **704** provide probing points for testing device **720**. Probe **722** contacts pad 1 **702** and probe **724** contacts pad 2 **704**. Pad 1 is connected to test array **706** through metal line **708**. Pad 2 is connected to test array **706** through metal line **710**.

Testing device **720** measures the resistance of the test array by providing current through probes **722**, **724**. The test array **706** may be the main test structure or any one of the supplemental test structures. Using the various measurements, the testing device may obtain an accurate determination of shared contact resistance. The testing device may also determine how much shared contact resistance comes from the poly-side and how much comes from the island-side.

LSI DOCKET NO. 03-1842

Figure 8 is a flowchart illustrating a process for performing a resistance measurement in accordance with a preferred embodiment of the present invention. The process begins and component to test within the memory cell is identified (step 802). Then, one builds an array of test cells, based on an original core cell, to build a chain of component resistance (step 804). A metal line is applied to bypass components, if necessary (step 806) and a poly line is applied to bypass components, if necessary (step 808). Then, a tester applied current to the test array (step 810) and measures the resistance in a chain through the test array (step 812). Thereafter, the process ends.

Figure 9 is a flowchart illustrating a process for measuring shared contact resistance in a memory cell in accordance with a preferred embodiment of the present invention. The process begins and provides an array of test cells, based on an original core cell, to build a chain of shared contact resistance (step 902). Then, a tester measures resistance in the shared contact chain (step 904).

Next, the process provides an array of test cells to build a chain of poly-side resistance (step 906). A tester measures resistance in the poly side of the shared contact in the chain (step 908). Then, the process determines how much resistance comes from the poly-side of the shared contact (step 910). Thereafter, the process provides an array of test cells to build a chain of island-side resistance (step 912). A tester measures resistance in the island side of the shared contact in the chain (step 914). Then, the process determines how much resistance comes from the island-side of the shared contact (step 916).

Thereafter, the process provides an array of test cells to build a chain of island connection line resistance (step 918). A tester measures the island connection line resistance in the chain (step 920) and the process subtracts the island connection line resistance from the measured shared contact resistance (step 922). Next, the process provides an array of test cells to build a chain of poly connection line resistance (step 924). A tester measures the poly connection line resistance in the chain (step 926) and the process subtracts the poly connection line resistance from the measured shared contact resistance (step 928). Thereafter, the process ends.

As the present invention provides test structures that are based on an original memory core cell, the shape and connection of the shared contact with poly and island closely resembles

LSI DOCKET NO. 03-1842

the real core cell topology, so as to ensure an accurate measurement of the shared contact resistance. Due to variation of the optical proximity correction (OPC) on the layers of contact, island, and poly, different environment and/or density of the shared contact, regular contact, island, and poly may render difference on the size of contact and its touching area on silicon and poly. The present invention places the shared contact in as close an environment to an actual memory core as possible. The present invention also allows one to differentiate which side of the shared contact resistance (contact to poly or contact to island) is high, if the measured contact resistance is high, hence to provide a very constructive guidance for the layout design and/or process adjustment. Furthermore, the present invention allows one to quantify the resistance of shared contact to island and shared contact to poly separately.